Securing interruptible enclaved execution on small microprocessors

Matteo Busi

Joint work with:

J. Noorman, J. Van Bulck, L. Galletta, P. Degano, J.T. Mühlberg, F. Piessens

21/02/2021

- 1. Processes
- 2. User/kernel isolation

- 1. Processes
- 2. User/kernel isolation
- 3. TEEs (TrustZone, KeyStone, SGX, ...)
- 4. Capabilities (CHERI, Arm Morello)

Abstractions for **well-defined interaction** among (untrusted) programs

- 1. Processes
- 2. User/kernel isolation
- 3. TEEs (TrustZone, KeyStone, SGX, ...)
- 4. Capabilities (CHERI, Arm Morello)

Programmers (unknowingly) use them for security!

















"Abstractions for well-defined interaction among (untrusted) programs"



Isolation **security** \triangleq equiconvergence under any attacker, i.e., **contextual equivalence**

(H) High-language ≈

ISA with an isolation mechanism \approx the programmer's mental model

(H) High-language ≈

ISA with an isolation mechanism \approx the programmer's mental model

(L) Low-language ≈ High-language + carefully implemented "problematic" feature(s)

(H) High-language \approx

ISA with an isolation mechanism \approx the programmer's mental model

(L) Low-language ≈ High-language + carefully implemented "problematic" feature(s)

We want:

- isolation of **L not weaker** than that of **H**, and
- backwards compatibility

(**H**) High-language \approx

ISA with an isolation mechanism \approx the programmer's mental model

(L) Low-language ≈ High-language + carefully implemented "problematic" feature(s)

(**H**) High-language \approx

ISA with an isolation mechanism \approx the programmer's mental model

(L) Low-language ≈ High-language + carefully implemented "problematic" feature(s)



(**H**) High-language \approx

ISA with an isolation mechanism \approx the programmer's mental model

(L) Low-language ≈

High-language + carefully
implemented "problematic" feature(s)



(**H**) High-language \approx

ISA with an isolation mechanism \approx the programmer's mental model

(L) Low-language ≈

High-language + carefully
implemented "problematic" feature(s)



(**H**) High-language \approx

ISA with an isolation mechanism \approx the programmer's mental model

(L) Low-language ≈

High-language + carefully
implemented "problematic" feature(s)



(**H**) High-language \approx

ISA with an isolation mechanism \approx the programmer's mental model

(L) Low-language ≈

High-language + carefully
implemented "problematic" feature(s)



i.e., **H** and **L** are fully abstract

Our case: enclaves as isolation mechanism

"Dedicated" execution environments for secure remote computation

- Attacker model: everything outside the enclave (incl. OS, I/O devices, ...)
- Code and data integrity and confidentiality, via attestation & access control

Our case: enclaves as isolation mechanism

"Dedicated" execution environments for secure remote computation • Attacker model: everything outside the enclave (incl. OS, I/O devices, ...)

• Code and data integrity and confidentiality, via attestation & access control

Our focus: just isolation aspects

Our case: enclaves as isolation mechanism

"Dedicated" execution environments for secure remote computation • Attacker model: everything outside the enclave (incl. OS, I/O devices, ...)

• Code and data integrity and confidentiality, via attestation & access control

Our focus: just isolation aspects

Sancus

Enclaved-execution (embedded) architecture on top of TI MSP430

- RISC instruction set
- Each instruction may take a different amount of time
- 64KB of memory, split into **protected** (enclaved) and **unprotected**
- No speculative execution, no interruptible enclaves, ...

https://distrinet.cs.kuleuven.be/software/sancus/

Sancus

Enclaved-execution (embedded) architecture on top of TI MSP430

- RISC instruction set
- Each instruction may take a different amount of time
- 64KB of memory, split into **protected** (enclaved) and **unprotected**
- No speculative execution, **no interruptible enclaves**, ...

https://distrinet.cs.kuleuven.be/software/sancus/















MOV #0×CAFE R5	MOV R5	0(R6)
MOV R5	0(R6)	MOV @R7 R5









Is Nemesis fixed?

A fair number of details:

• "Resume-to-end" attacks: further padding is needed **after interrupt handlers**

- "Resume-to-end" attacks: further padding is needed **after interrupt handlers**
- What if an interrupt arrives **during the padding**?

- "Resume-to-end" attacks: further padding is needed after interrupt handlers
- What if an interrupt arrives **during the padding**?
- What if another interrupt arrives **before the previous have been handled**?

- "Resume-to-end" attacks: further padding is needed after interrupt handlers
- What if an interrupt arrives **during the padding**?
- What if another interrupt arrives **before the previous have been handled**?
- $\,\circ\,$ Can memory be shared between the enclave and the rest of the system?

- "Resume-to-end" attacks: further padding is needed **after interrupt handlers**
- What if an interrupt arrives **during the padding**?
- What if another interrupt arrives **before the previous have been handled**?
- $\circ~$ Can memory be shared between the enclave and the rest of the system?
- $\circ~$... And a few other subtle cases!

A fair number of details:

• "Resume-to-end" attacks: further padding is needed after interrupt handlers

• What if an int		
• What if anoth	How do we know we are done? 🚱	
• Can memory	b	_
• And a few o) [.]	

- "Resume-to-end" attacks: further padding is needed after interrupt handlers
- What if an inte
- What if anoth
- Can memory
- ... And a few

inte othe	Но	w do we know we are done? 🚱
ory b	1.	Model Sancus as H and L
W O	2.	Prove full abstraction , i.e., preservation + reflection!

High-language is Sancus^H

Core of Sancus:

- Core of MSP430 ISA
- Isolation mech.: One single enclave

High-language is Sancus^H

Core of Sancus:

- Core of MSP430 ISA
- Isolation mech.: One single enclave

Low-language is Sancus^L

Sancus^H +

Interrupts handled in constant-time inside enclaves

High-language is Sancus^H

Core of Sancus:

- Core of MSP430 ISA
- Isolation mech.: One single enclave

Low-language is Sancus^L

Sancus^H + Interrupts handled in constant-time inside enclaves

Attackers:

- memory outside enclave, including ISR
- **I/O device** for raising interrupts/counting cycles/...













• This is the easy part!



- This is the easy part!
- Attackers in Sancus^H ⊆ Attackers in Sancus^L















Notion of observable behavior in Sancus^L: traces and trace equivalence



- Trace equivalence \Rightarrow no Sancus^L attacker distinguishes the two programs
- This amounts to show that our **mitigations are enough**!



• Proof by **backtranslation**:

•

- Given a witness of non-trace equality, we build a witness of a source attack
- Source attackers have fixed memory, traces are not limited:
 - Attacker strategy encoded in the I/O device!



• Proof by **backtranslation**:

•

- Given a witness of non-trace equality, we build a witness of a source attack
- Source attackers have fixed memory, traces are not limited:
 - Attacker strategy encoded in the I/O device!

Full abstraction gives you more... 🙃

For free: preservation of robust \Downarrow -sensitive/-sensitive non-interference:

- Standard, well-studied notion in secure compilation
- Easy **Corollary** of full abstraction!

Other notions of robust non-interference preservation:

- **↓-insensitive/ →**-**sensitive**: corollary of full abstraction + HP of equiconv. in Sancus^H
- **stepwise U-sensitive**/ ()-**sensitive**: for free as corollary of FA!
- ()-insensitive: not meaningful (we know our attacker measures time!)

Conclusions

- Initial question: is there a way to add processor features securely while keeping backwards-compatibility?
- **Proposal:** use full abstraction, well-fitted for the scope
- **Our case:** proved that Sancus^H and Sancus^L are fully abstract



Future work

- What about **other features** (e.g., caches, spec. execution, ...)?
- Can we make the full abstraction approach **compositional**?
- Can we deal with stronger attackers?
- Also, what about **quantitative** measures of security?

Thanks

Questions?